

SUMMARY In the newly finalized video coding standard, namely high efficiency video coding (HEVC), new notations like coding unit (CU), prediction unit (PU) and transformation unit (TU) are introduced to improve the coding performance. As a result, the reconstruction loop in intra encoding is heavily burdened to choose the best partitions or modes for them. In order to solve the bottleneck problems in cycle and hardware cost, this paper proposed a high-throughput and compact implementation for such a reconstruction loop. By “high-throughput”, it refers to that it has a fixed throughput of 32 pixels/cycle independent of the TU/PU size (except for 4×4 TUs). By “compact”, it refers to that it fully explores the reusability between discrete cosine transform (DCT) and inverse discrete cosine transform (IDCT) as well as that between quantization (Q) and de-quantization (IQ). Besides the contributions made in designing related hardware, this paper also provides a universal formula to analyze the cycle cost of the reconstruction loop and proposed a parallel-process scheme to further reduce the cycle cost. This design is verified on the Stratix IV FPGA. The basic structure achieved a maximum frequency of 150MHz and a hardware cost of 64K ALUTs, which could support the real time TU/PU partition decision for 4K×2K@20fps videos.

key words: reconstruction loop, discrete cosine transform (DCT), inverse discrete cosine transform (IDCT), quantization (Q), de-quantization (IQ), high efficiency video coding (HEVC)

1. Introduction

HEVC standard is the successor of H.264/AVC standard, which continues to adopt the hybrid coding technology based on blocks, but as a new coding standard, it achieves an average gain of 39.3% in terms of BD-BR savings compared with H.264/AVC. It is also summarized that HEVC was designed to be applicable for almost all existing H.264/MPEG-AVC applications, while putting emphasis on high-resolution video coding [1].

With this emphasis, a complicated quad-tree coding structure is adopted by HEVC. To be more specific, the basic processing unit in HEVC is called coding tree unit (CTU) which contains one luma coding tree block (CTB) and two chroma CTB. The size of luma one can be set to 16×16, 32×32 or 64×64. In general situation, it always takes 64×64 to fully explore the performance of HEVC. CTU plays the role of root node of the CU quad-tree while CU plays the role of root node of the TU quad-tree and PU. When the luma CTB is set to a 64×64 block, which is a normal case as mentioned, the size of TU can vary among 4×4, 8×8, 16×16 and 32×32; while the size of PU can vary among 4×4, 8×8, 16×16, 32×32 and 64×64 with 35 possible prediction modes in intra prediction. Although several fast mode decision designs have been proposed, still a considerable amount of candidate PU modes, PU partitions or TU partitions are needed to be traversed by the reconstruction loop.

It can be inferred that the reconstruction loop in intra prediction has become a bottleneck in cycle and hardware cost. Cycle cost origins from the data dependency and the traverse process mentioned above. The former one makes the pipelining operation between TU/PU meaningless and the latter one greatly increases the total amount of data to be processed. Hardware cost origins from 4 different TU sizes and a maximum TU size of 32×32. The former one makes the support to multiple sizes necessary and the latter one directly leads to a high cost in calculation logics and transpose memories.

In order to solve these two problems, this paper proposed a high-throughput and compact hardware implementation for the reconstruction loop in HEVC intra encoding. By the word “high-throughput”, it refers to that it has a fixed throughput of 32 pixels per cycle independent of the TU/PU size (except for 4×4 TUs). By the word “compact”, it refers to that it fully explores the reusability between DCT and IDCT as well as that between Q and IQ. This design is verified on Stratix IV FPGA. The basic structure achieved a maximum frequency of 150MHz with 64K ALUTs.

This section mainly gives a brief introduction and the rest of this paper is organized as follows. In Sect. 2, motivations, challenges and main contributions are provided with related background and previous works. In Sect. 3, both the top-level architecture and detailed implementations of related modules are illustrated with pictures, equations and necessary explanations. As to the integration of this design, it is discussed in Sect. 4, which includes the calculation of overall cycle cost and practical scenarios to use it. Section 5 gives some comparison data between the proposed design and other implementations. Finally, Sect. 6 concludes this paper.

2. Reconstruction Loop in HEVC Intra Encoding

Related background and previous works would be provided in this section, followed by motivations, challenges and main contributions.
2.1 Related Background

Reconstruction loop here refers to four modules, discrete cosine transform (DCT), inverse discrete cosine transform (IDCT), quantization (Q) and de-quantization (IQ). In fact, a prediction module would be needed to form such a loop, but design of this module is not covered in this paper.

As shown in Fig. 1, the residual data calculated from original pixels and predicted pixels are sent to DCT and Q to generate coefficients needed by CABAC. Meanwhile, these coefficients are sent to IQ and IDCT to generate the reconstructed data. The reason to call this process as a loop is that in order to keep the consistence between encoding and decoding, the predicted data should be generated based on the reconstructed data. In other words, there is a data dependency between the predicted data and the reconstructed data.

For intra prediction, this data dependency would affect the coding speed to a great extent, because the reconstructed data needed is from neighboring TUs. Only after the reconstruction towards the former TU is done, the reconstruction towards the current TU could be started, and only after the reconstruction towards the current TU is done, the reconstruction process towards the next TU could be started. This situation is shown in a more visual way by the space-time diagram in Fig. 2. It shows that the prediction operation towards TU 1 is launched after the finish of IDCT towards TU 0 because the reconstructed data located in the last column of TU 0 is needed to do prediction to TU 1. In the same way, prediction to TU 2 needs the last row of both TU 0 and TU 1, while the prediction to TU 3 needs the last column of TU 2. Namely, all the reconstruction process for these TUs need to wait for the finish of their former one. To make things worse, the traverse operation shown in Fig. 2 (b) leads to a great data amount to be processed, which makes the reconstruction loop become a bottleneck in cycle cost.

Of course, cycle cost can be reduced by doing predictions based on original pixels, but it will greatly increase the BD-bitrate, which leads to a poor encoding performance.

As to other existing methods of fast PU mode decision, PU partition decision or TU partition decision, they [2]–[4] can only give a coarse range for possible candidates. A narrower scope can reduce the cycle cost to some extent but the data amount to be processed is still too huge.

Besides the cycle cost, the hardware cost is also a bottleneck problem to be solved. As mentioned before, the maximum TU size in HEVC is up to 32×32, which directly leads to a high cost in calculation logics and transpose memories, not mention that a total of 4 different TU sizes need to be supported.

2.2 Previous Works

Regarding to these difficulties, several papers have focused on related modules and put forward many valuable ideas or implementations.

For DCT/IDCT, Conceicao et al. [5] and Jeske et al. [6] designed a one-dimension (1-D) DCT design for 16×16 TUs and a two-dimension (2-D) IDCT design for 32×32 TUs separately, however they are somehow impractical to use because they do not support other TU sizes. Later, Park et al. [7] proposed three 2-D DCT structures suitable for all TU sizes, but the reusability between structures for different sizes is not considered, which makes the overall gate count too large. Shen et al. [8] put forward a unified 2-D IDCT design for all sizes and realized the reuse between these sizes, while the throughput is only 4 pixel/cycle, which is not enough for HD applications. Base on the previous works, Meher et al. [9] came up with a new solution, which explored the reusability in DCT for different sizes and succeeded in raising the throughput to 32 pixels per cycle. Unfortunately, the IDCT function is not supported and the maximum frequency is too low.

For transpose memory, Zhao et al. [10] and Langemeyer et al. [11] put forward two SDRAM-based architectures, which, of course, is not suitable for HD applications, considering the access latency from the on-chip processor to the off-chip memory. Later, Bojnordi et al. [12] and Jang et al. [13] designed two SRAM-based architectures which managed to realize the transpose function by dividing SRAMs into several banks, but, either the depth or the width of these banks is not appropriate, which makes the area efficiency and throughput unsatisfying. Based on these work, Shang et al. [14] and Zhu et al.’s [21] proposed a new architecture, which could provide a maximum throughput of 32 pixels each cycle and succeeded in optimizing the depth
and width of banks by adopting a diagonal data mapping method. However, their throughput would decrease with TUs sizes. Thus, when it works with the 2-D DCT design proposed by Meher et al. [9], some throughput of DCT module will be wasted for small TUs. Unfortunately, Meher et al. [9] did not give satisfying suggestions about how to fully utilize his design as well.

For Q/IQ, almost no paper explicitly gave detailed designs, not mention the reuse architecture of them. But the lack of related papers may just come from the simplicity of Q/IQ.

2.3 Motivations and Challenges

As listed above, several papers have proposed many valuable designs but almost none of them has put their design into a practical situation, which leads to a result that these designs may seem good individually but become somehow meaningless when combined together. On the contrary, this paper not only focuses on the module itself but also pays close attention to the interaction between them as well as the practical scenarios to use them. To better embody this attention, detailed motivations and challenges are provided in the following part.

Firstly, it can be concluded from the previous introduction that the reconstruction loop in HEVC intra encoding is a bottleneck in cycle cost and hardware cost.

Secondly, the cycle cost would be much more urgent because it directly determines whether this HEVC encoder can support processing HD videos in real time or not. As mentioned before, the cycle cost origins from the data dependency and the traverse process. The data dependency can be broken by doing traverse based on original pixels, but the BD-bitrate would increase a lot; while the traverse can be reduced by adopting some fast algorithms, but the candidates left are still considerable. As a result, it becomes natural to solve the cycle problems by raising the processing ability towards a single TU/PU. To achieve this, the proposed implementation studies not only the data process speed of each module but also the data exchange between them. In this manner, the high throughput of each individual module would be truly meaningful.

Thirdly, the hardware cost of the reconstruction loop is also a big problem because the processing unit of HEVC is no longer as small as that in H.264. Also as mentioned above, the hardware cost origins from a maximum processing size of 32×32 and 4 different sizes adopted. To solve this problem, the proposed design fully explored the reusability not only in but also between each module. The former reusability is very obvious and already adopted by many designs while the latter one may need some explanations.

As shown in Fig. 2 (a), DCT, Q, IQ and IDCT could not work simultaneously because of the data dependency, thus it is feasible to reuse DCT as IDCT and reuse Q as IQ. As shown in Fig. 3, in time slice 1, DCT/IDCT module plays the role of DCT, and in time slice 2, Q/IQ module acts as Q, while in time slice 3, it acts as IQ, and finally DCT/IDCT module plays the role of IDCT in time slice 4.

Of course, for PU mode decisions, the situation is different, because the prediction, transform and quantization towards different modes of the same PU can be pipelined, or even be paralleled. But since mode decision can be made based on coefficients, these modules could still be reused as shown in Figs. 17-18. Detailed discussions will be given in Sect. 4.4.

2.4 Application Context and Main Contributions

The application contexts of this design include

i. reconstruction only
ii. TU partition decision
iii. PU partition decision
iv. PU partition decision + PU mode decision

Contributions of this paper include

i. proposing a DCT/IDCT architecture, throughput of which is 32 pixel/cycle independent of the TU/PU size (except for 4×4 TUs)
ii. proposing an SRAM-based transpose memory to cooperate with the above throughput
iii. proposing a DCT/IDCT-reused, Q/IQ-reused architecture based on the application context
iv. analyzing the practical scenarios to present an universal formula to calculate cycle cost of such a reconstruction loop with data dependency and communication cost considered
v. proposing two architecture with different throughput and hardware reuse rate: a basic one and a pipelined one
vi. proposing a dedicated data path for 4×4 TUs to provide a throughput of “32+” pixel/cycle based on the above formula

3. Detailed Implementation

In this section, detailed implementations would be given in the order of top-level architecture, 1-D DCT/IDCT, transpose memory, Q/IQ and design integration.

3.1 Top-Level Architecture: The Basic Structure

This design is composed of three modules, 1-D DCT/IDCT, transpose memory and Q/IQ, which is described in Fig. 4. The basic structure could fulfill the same task as the one in Fig. 1 by adding two more MUXes.
MUX0 is used to select data source between Q/IQ and inputs, which determines the current behavior of DCT/IDCT and Q/IQ is forward or backward. MUX1 is used to select data source between MUX0 and transpose memory, which determines the current behavior of 1-D DCT/IDCT is a row transformation or a column. It may need to be clarified that the DCT/IDCT in this design refers to MUX1, 1-D DCT/IDCT and the transpose memory together.

3.2 1-D DCT/IDCT Design

To explain the detailed implementation of 1-D DCT/IDCT design, some basic features of the DCT in HEVC standard are analyzed here, which can be inferred from Eq. (1)~(2).

\[ A_N = P_N \times \begin{bmatrix} A_{N/2} & 0 \\ 0 & R_{N/2} \end{bmatrix} \times B_N \]  
(1)

\[ A_N^T = B_N^T \times \begin{bmatrix} A_{N/2}^T & 0 \\ 0 & R_{N/2}^T \end{bmatrix} \times P_N^T \]  
(2)

where, \( A_N \) denotes the \( N \times N \) transformation matrix, \( P_N \) and \( B_N \) denote for the permutation matrix and butterfly operation matrix as described in Eq. (3)~(4).

\[ P_N(i, j) = \begin{cases} 1, & i = 2 \times j \text{ or } i = (j - N/2) \times 2 + 1 \\ 0, & \text{else} \end{cases} \]  
(3)

\[ B_N = \begin{bmatrix} I_{N/2} & \bar{I}_{N/2} \\ \bar{I}_{N/2} & -I_{N/2} \end{bmatrix} \]  
(4)

where, \( I_{N/2} \) and \( \bar{I}_{N/2} \) denote for the identity matrix and the opposite diagonal identity matrix respectively. As to \( R_{N/2} \), it is made up of the left-half part of the odd rows in \( A_N \), while \( A_{N/2}^T, R_{N/2}^T, B_{N}^T \) and \( P_N^T \) denote for the transposed matrix of \( A_N, R_N, B_N \) and \( P_N \) respectively. It is easy to find that \( A_{N/2} \) is contained in \( A_N \) after decomposition. By taking advantage of this, 1-D DCT can be implemented in a simple way shown in Fig. 5. In this figure, modules marked with BE_{32}, BE_{16} and BE_{8} play the role of butterfly operation matrixes \( B_{32}, B_{16} \) and \( B_8 \), namely, \( B_N \) in Eq. (1). Similarly, \( AE_{4}, RE_{4}, RE_{8} \) and \( RE_{16}, PE_{8}, PE_{16} \) and \( PE_{32} \) play the role of \( A_{N/2}, R_{N/2}, P_N \) part.

To complete the DCT transformation, modules marked with white color alone would be enough. Detailed structure could also be referred from Zhu et al.’s paper [21].

In this paper, in order to keep a fixed throughput of 32 pixel/cycle independent of TU sizes, some extra modules are added, which are marked with gray color.

To integrate 1-D IDCT, two possible solutions could be adopted. One is to reuse all the \( A_N, P_N, B_N \) and \( R_N \) part, the other is to reuse \( A_N \) and \( R_N \) part only. The former one would lead to a more compact structure, however, too many MUXes would be needed to rearrange the calculation order, because \( B_N \) is executed firstly in 1-D DCT process while \( P_N \) is executed firstly in 1-D IDCT process, which may lead to a sticky timing problem. On the other hand, the latter solution could not only avoid the potential timing issue but also save almost the same hardware cost, considering most of the cost is occupied by \( A_N \) and \( R_N \). A simple schematic diagram for such a structure is shown in Fig. 6.

\[ B_N^T \] and \( P_N^T \) are designed in the same manner as \( B_N \) and \( P_N \) described in Fig. 5. As to the reuse of \( A_N, R_N, B_N \) and \( R_N \), it utilized the feature of corresponding matrixes. For example, values of matrixes \( R_4 \) and \( R_4^T \) are listed in Eq. (5)~(6).

\[ R_4 = \begin{bmatrix} 18 & 50 & 75 & 89 \\ -50 & -89 & -18 & 75 \\ 75 & 18 & -89 & 50 \\ -89 & 75 & -50 & 18 \end{bmatrix} \]  
(5)

\[ R_4^T = \begin{bmatrix} 18 & -50 & 75 & -89 \\ 50 & -89 & 18 & 75 \\ 75 & -89 & -89 & -50 \\ 89 & 75 & 50 & 18 \end{bmatrix} \]  
(6)

The absolute value in the corresponding position is equal...
and the only difference between $R_4$ and $R_4^T$ is just the sign. It is natural to implement them by multi-constant multipliers (MCM) which shares hardware resources between different constant multipliers (CM). As shown in Fig. 7, one MCM with four constant multipier of 18, 50, 75 and 89 are designed because any row or any column is always made up of these four values. As to the sign, it is calculated later to reduce more hardware cost. Equation (7) shows the transforming result $y$ of $R_4 x$ and the transforming results $y'$ of $R_4^T x$. Here, $x$ refers to a 4×1 column vector; $x_0$, $x_1$, $x_2$ and $x_3$ denote for the zeroth, first, second and the third element of vector $x$ respectively; $y_0 \ldots y_3$ and $y'_0 \ldots y'_3$ have similar meanings.

$$
\begin{align*}
    y_0 &= + (+18 x_0 + 75 x_2) + (+50 x_1 + 89 x_3) \\
    y'_0 &= + (+18 x_0 + 75 x_2) - (+50 x_1 + 89 x_3) \\
    y_1 &= - (+50 x_0 + 18 x_2) + (-89 x_1 + 75 x_3) \\
    y'_1 &= + (+50 x_0 + 18 x_2) + (-89 x_1 + 75 x_3) \\
    y_2 &= + (+75 x_0 - 89 x_2) + (+18 x_1 + 50 x_3) \\
    y'_2 &= + (+75 x_0 - 89 x_2) - (+18 x_1 + 50 x_3) \\
    y_3 &= - (+89 x_0 + 50 x_2) + (+75 x_1 + 18 x_3) \\
    y'_3 &= + (+89 x_0 + 50 x_2) + (+75 x_1 + 18 x_3)
\end{align*}
$$

(7)

Base on Eq. (7), $R_4/R_4^T$ can be unified into one simple structure as shown in Fig. 7 (b). It can be seen from the same figure, reuse is achieved at a very low cost, which is the same for $R_8/R_8^T$ and $R_{16}/R_{16}^T$.

3.3 Transpose Memory

Not like the one under H.264 standard, the maximum size of the transformation block in HEVC is as large as 32×32, which is too costly to be stored with registers. But, simply storing the intermediate data with SRAMs in a normal way would lead to an unbearably low throughput because of the read and write features of SRAMs.

As mentioned, an SRAM-based high-throughput solution is already proposed by Shang et al. [14]. However, when it deals with TUs of other sizes, Shang’s mapping method would lead to access conflicts. An example of 16×16 TUs is shown in Fig. 8, which uses the horizontal and vertical position to number the pixels, for example, the pixel positioned in row 2 column 5 is marked with 2-5. Column access is marked with lighter gray, while row access is marked with darker gray. Thus, it is obvious to see that both write and read towards 2 lines of a 16×16 TU would cause conflicts, like pixel 1-0 and 0-1 when a column access is launched towards column 0 and 1, or pixel 1-2 and 0-3 when a row access is launched towards row 0 and 1. In another word, this mapping method could not provide a throughput of 32 pixel/cycle when it deals with 16×16 (or other smaller) TUs.

To fully utilize the throughput, a new mapping method is proposed in this paper. Similar to Shang et al.’s method, this method still uses 32 banks, but it could provide a throughput of 32 pixel/cycle for all PU sizes.

To fulfill this target, pixels need to be divided into different groups depending on the TU sizes. To be more specific, when it deals with 32×32 TUs, the proposed method regards pixels in a 1×1 square as one group. When it deals with 16×16 TUs, the proposed method regards pixels in a 2×2 square as one group, for example, pixel 0-0, 0-1, 1-0 and 1-1 would belong to one group in this case. When it deals with 8×8 TUs, it regards pixels in a 4×4 square as one group in a similar way. In a mathematical description, the group of pixel i-j is determined by $\lfloor j/(32/N) \rfloor$ and $\lfloor i/(32/N) \rfloor$, where $N$ still denotes the TU size. Groups with the same $\lfloor j/(32/N) \rfloor$ or the same $\lfloor i/(32/N) \rfloor$ value would belong to the same access, thus they must be arranged in different banks to avoid access conflicts. One of the feasible mapping method is given here. Groups with the same $\lfloor i/(32/N) \rfloor$ are arranged to the same address, and each group occupies $(32/N)^2$ continuous banks with an offset of

$$
\left(\left\lfloor i/(32/N) \right\rfloor + \left\lfloor j/(32/N) \right\rfloor\right) \times \left(32/N\right)^2
$$

Fig. 8 Shang et al.’s mapping method [14]
In this way, both the groups with the same \( [j/(32/N)] \) value and the groups with the same \( [i/(32/N)] \) value would be allocated to different banks in a similar way like Shang’s mapping method.

As to the pixels in each group, they are arranged from the offset given above according to

\[
\begin{align*}
\text{Addr}_{i,j} &= \left\lfloor j \times \left(\frac{32}{N}\right) \right\rfloor \\
\text{Bank}_{i,j} &= \left(\left\lfloor i \times \left(\frac{32}{N}\right) \right\rfloor + \left\lfloor j \times \left(\frac{32}{N}\right) \right\rfloor \right) \bmod \left(\frac{N^2}{32}\right) \times \left(\frac{32}{N}\right)^2 + \left\lfloor j \times \left(\frac{32}{N}\right) \right\rfloor \times \left(\frac{32}{N}\right) + \left\lfloor j \times \left(\frac{32}{N}\right) \right\rfloor \times \left(\frac{32}{N}\right) \\
&\quad + \left\lfloor j \times \left(\frac{32}{N}\right) \right\rfloor \times \left(\frac{32}{N}\right) + \left\lfloor j \times \left(\frac{32}{N}\right) \right\rfloor \times \left(\frac{32}{N}\right) \\
&= \left(\left\lfloor i \times \left(\frac{32}{N}\right) \right\rfloor + \left\lfloor j \times \left(\frac{32}{N}\right) \right\rfloor \right) \bmod \left(\frac{N^2}{32}\right) \times \left(\frac{32}{N}\right)^2 + \left\lfloor j \times \left(\frac{32}{N}\right) \right\rfloor \times \left(\frac{32}{N}\right) + \left\lfloor j \times \left(\frac{32}{N}\right) \right\rfloor \times \left(\frac{32}{N}\right) \\
&\quad + \left\lfloor j \times \left(\frac{32}{N}\right) \right\rfloor \times \left(\frac{32}{N}\right) + \left\lfloor j \times \left(\frac{32}{N}\right) \right\rfloor \times \left(\frac{32}{N}\right) \\
&= \left(\left\lfloor i \times \left(\frac{32}{N}\right) \right\rfloor + \left\lfloor j \times \left(\frac{32}{N}\right) \right\rfloor \right) \bmod \left(\frac{N^2}{32}\right) \times \left(\frac{32}{N}\right)^2 + \left\lfloor j \times \left(\frac{32}{N}\right) \right\rfloor \times \left(\frac{32}{N}\right) + \left\lfloor j \times \left(\frac{32}{N}\right) \right\rfloor \times \left(\frac{32}{N}\right) \\
&\quad + \left\lfloor j \times \left(\frac{32}{N}\right) \right\rfloor \times \left(\frac{32}{N}\right) + \left\lfloor j \times \left(\frac{32}{N}\right) \right\rfloor \times \left(\frac{32}{N}\right)
\end{align*}
\]

The corresponding mapping for 16\times16 TUs is illustrated with Fig. 9. Taking pixel 14-5 in a 16\times16 TU as an example, Addr_{i,j} should equal to 2 (= floor(5/(32/16))), and Bank_{i,j} would equal to 5 (= (7 + 2)%8 \times 4 + 0 \times 2 + 1 \times 1).

The corresponding mapping for 8\times8 TUs is illustrated with Fig. 10. Taking pixel 6-4 in a 8\times8 TU, Addr_{i,j} should equal to 1 (= floor(4/(32/8))), and Bank_{i,j} would equal to 8 (= (1 + 1)%2 \times 16 + 2 \times 4 + 0 \times 1). The one of 32\times32 TUs are not illustrated here, because for 32\times32 TUs, the proposed mapping method is in fact identical with Shang et al.’s[14]. Or more precisely, Shang et al.’s mapping way can be considered as a special circumstances of the proposed method.

3.4 Q and IQ Design

Either Q or IQ could be concluded into the same equation as expressed by Eq. (9), which makes the reuse quite easy.

\[
Q_{\text{out}} = (Q_{\text{in}} \times Q_{\text{coe}} + \text{Offset}) \gg \text{Shift}
\]

For quantization,
the proposed design and other modules. The former one is solved by the mapping method introduced in Sect. 3.3, otherwise the throughput will be reduced with TU sizes. The latter one is also solved by a different mapping method proposed by us [15], otherwise the throughput will be dragged by the data exchange outside the proposed design.

Besides, an easily-neglected conflict should be mentioned here, which occurs between Q and IQ. In traditional way, Q and IQ are separate from each other, which means once the quantized coefficient is figured out, they could be immediately sent to IQ. However, in the proposed structure, Q and IQ are reused, thus Q/IQ module is still executing quantization and will not be able to do de-quantization at the same time. Due to this reason, these coefficients need to be buffered like the intermediate data in DCT/IDCT. Fortunately, these coefficients are needed by CABAC, so they are already buffered.

4.2 Practical Scenarios

For practical scenarios, problems about pipeline stages are mainly discussed here.

Pipeline stages directly influence two key parameters, the cycle cost and the maximum frequency, which, however, are conflicted with each other. If the cycle cost is fewer, then more cycle margin would be left for other modules, but the maximum frequency will drop, which may decrease the cycle margin in return. Advanced HEVC designs usually achieve a relatively high maximum frequency, like Liu et al.’s [16], Jayakrishnan et al.’s [17], Zhou et al.’s [18] and other related works. Then, as a part of encoder, reconstruction loop naturally works under the same frequency with other related works. To better reach the balance between cycle cost and the throughput. The re-constructed process can be rearranged like the intermediate data in DCT/IDCT. Fortunately, these coefficients are needed by CABAC, so they are already buffered.

According to Eq. (12), the corresponding cycle cost to do TU/PU partition decision is illustrated in Fig. 13 and listed in Table 1. Attention should be paid on the fact that most of the cycle is spent on the traverse towards 4×4 TU/PUs, for example, 5120 in 8000 for Solution A or 6144 in 9360 for solution A’. However, the hardware cost of a 4×4 2-D DCT/IDCT occupies just a small proportion in the overall cost.

Based on the above analysis, an individual channel for 4×4 TU/PUs is adopted. In another word, it parallels the process to 4×4 TU/PUs with other TU/PUs. This trick is feasible because there is no data dependency between the current 4×4 TU/PU and the bigger TU/PUs it belongs to. Thus, the reconstruction process can be rearranged like the one shown in Fig. 14. The corresponding cycle cost is also listed in Table 1, which achieves a speedup of 29%. However, it is obvious to see that there are so many pipeline bubbles during the traverse process, which makes the hardware utilization ratio not satisfying.

The reason why this solution has a low utilization ratio can be inferred from Eq. (12). According to Eq. (12), for larger TU/PUs, most of the cycle cost is occupied by $4 \times N^2 / T$, which is determined by the TU/PU size and throughput, while for smaller TU/PUs, $4 \times k_{L1D_{DCT}} + 2 \times L_Q$
is dominant, which is determined by pipeline stages. As a result, the cycle cost to process one 4x4 TU/PU and one 8x8 TU/PU is almost the same. However, the calculation complexity of 4x4 transform is far lower than the other transforms, which makes a pipeline stage of 4 or 5 unnecessary. In order to balance the cycle cost, the dedicated data path for 4x4 TUs is redesigned to the one shown in Fig. 16, where the dotted line indicates the pipeline stages. In other words, \( L_{1D,DCT} \) and \( L_Q \) are reduced to 1 cycle according to the calculation complexity. The cycle cost diagram is shown in Fig. 15, which achieves a speedup of about 65% as listed in Table 1. Several points may need to be discussed here. Firstly, DST is also integrated in this data path. Secondly, these modules are also highly reused, thus only one 1-D DCT/IDCT/DST/IDST and one Q/IQ module is used. Thirdly, it is no use integrating transpose memory because all of the data needed is generated in one cycle and can be directly sent to the next stage.

### 4.4 PU Mode Decision and the Pipelined Structure

If PU modes are considered, the space-time diagram in Fig. 12 would change into the one shown in Fig. 17, where, TM and CM can be omitted, because they do not occupy extra cycles thanks to the mapping method given in Sect. 3.3; PRED denotes for prediction module; MD denotes for mode decision module; \( N_{\text{cred}} \) denotes for the amount of candidate modes. The corresponding cycle cost formula is given in Fig. 17 as well, according to which, 5 modes can be supported \( @ \ 398 \text{MHz} \) as listed in Table 2 solution D.

To support more prediction modes, a pipelined structure is proposed here, which takes advantages of the fact that no data dependency exists when PRED does predictions to the same PU with different PU modes. In this structure, one extra 1-D DCT and transpose memory module is added to realize the pipeline. The corresponding space-time diagram and cycle cost formula are given in Fig. 18, according to which, 13 modes could be supported \( @ \ 409 \text{MHz} \) as listed
solution is listed in Table 2 solution F, according to which, 16 modes can be supported @ 401MHz.

For solution D-F, both L_PRED and L_MD are assumed to be 1 cycle for 4×4 PUs and 5 cycles for other PUs.

5. Comparison

This design is verified on the Stratix IV FPGA, results of which are listed in Table 3.

Both DCT/IDCT, Q/IQ engines with reuse and engines without reuse are implemented to get the corresponding maximum frequency and ALUTs.

Basic structure (Sol.D) occupies 64K ALUTs @ 150MHz, containing a reused DCT/IDCT, a reused Q/IQ, a
transpose memory, a dedicated 4×4 PU path and some glue logics, while the pipelined structure (Sol.F) occupies 97K ALUTs @ 154MHz, containing an extra 1-D row DCT and transpose memory.

5.1 Comparisons in Data Buffering

As mentioned previously, most papers only focus on their designs alone and rarely pay attention to the data exchange between modules, thus the high-throughput feature of their designs may be easily dragged by the data exchange. Based on the above situation, this paper proposed an SRAM-based data mapping method to buffer the intermediate data inside DCT or IDCT. Combined with our previously-proposed data mapping method to buffer the data around DCT/IDCT [15], this solution can provide a throughput of 32 pixel/cycle based on just several SRAMs. On the contrary, although Meher et al.’s design [9] has the same throughput, it is implemented by registers which would occupy too much area; while other designs [10]–[14] could not provide the same throughput, though their designs are based on SRAMs too. It should be pointed out that it is not totally negative for register-based designs. According to Zhu et al.’s work [21], a register-based design with clock gating technique can save more power. However, clock gating in such a low granularity may be disfavored by FPGA designs because the clock resources are relatively precious.

5.2 Comparisons in DCT/IDCT

Several papers have proposed brilliant DCT/IDCT designs as listed in Table 5. Since the proposed design is implemented on FPGA, comparison would be made between FPGA designs.

Conceicao et al. [5] realized a 2-D IDCT design, throughput of which is 32 pixels per cycle, however only size 32×32 is supported. A maximum frequency of 43.62MHz is also too low, which, of course, would lead to a low cost. In a similar way, Jeske et al.’s [6] and Martuza et al.’s [20] designs only support size 16×16 or size 8×8.

Darji et al.’s [26] design supports all TU sizes, but they are not integrated together. Most importantly, for size 32×32, the maximum frequency of this design is 23.73MHz only.

Arayacheppreecba et al.’s [27] design integrates all TU sizes, but a throughput of 8 pixel/cycle is not satisfying as well.

Kalali et al.’s [23] design has a higher maximum frequency and throughput, as a result of which, it consumes 34K (LUTs).

Finally, the proposed DCT/IDCT part in the proposed design occupies 48K ALUTs, but it could support both 1-D DCT and 1-D IDCT, all TU sizes, a throughput of 32 pixels/cycle and a maximum frequency of 161.2MHz using the same Stratix IV technology with Conceicao et al.’s [5].

Hardware cost of the reused part in DCT modules is listed in Table 6, including module AE, RE, RE.4, RE.8 and RE.16 as mentioned in Sect. 3.2. It can be seen from this table that the hardware cost of 4×4 TU/PU data path is very low.

6. Conclusion

In HEVC encoder, the reconstruction loop in intra encoding...
is heavily burdened to choose the best partitions or modes for them. In order to solve the bottleneck problems in cycle and hardware cost, this paper not only focuses on the module itself but also pays close attention to the interaction between them as well as the practical scenarios to use them. Based on the above studies, a high-throughput and compact implementation is proposed for application contexts including reconstruction only; TU partition decision; PU partition decision; PU partition decision + PU mode decision. Several contributions at module, interaction and system level are made to achieve the throughput of “32×” pixel/cycle and a satisfying hardware cost. This design is verified on the Stratix IV FPGA. The basic structure achieved a maximum frequency of 150MHz and a hardware cost of 64K ALUTs, which could support the real time TU/PU partition decision for 4K×2K@20fps videos.

Acknowledgments

This work was supported in part by the National Natural Science Foundation of China under Grant 61674041, in part by the STCSM under Grant 16XD1400300, in part by the State Key Lab of ASIC & System under Grant 2015MS006.

References


Yibo Fan received the B.E. degree in electronics and engineering from Zhejiang University, China in 2003, M.S. degree in microelectronics from Fudan University, China in 2006, and Ph.D. degree in engineering from Waseda University, Japan in 2009. From 2009 to 2010, he worked as an assistant professor in Shanghai Jiaotong University, and currently, he is the associate professor in the college of microelectronics of Fudan University. His research interests include image processing, video coding and associated VLSI architecture.

Leilei Huang received the B.S. degree in Microelectronics and Solid Electronics from Fudan University, Shanghai, China, in 2014. He is currently pursuing toward the M.S. degree in Microelectronics and Solid Electronics from Fudan University. His research interests include VLSI design, algorithms and corresponding VLSI architectures for multimedia signal processing.

Zheng Xie received the B.S. degree in Integrated Circuit Design and Integrated System from TianJing University in 2013 and the M.S. degree in Integrated Circuit Engineering from Fudan University, Shanghai, China, in 2015. His research interests include VLSI design and algorithms optimization for multimedia signal processing and wireless communication.

Xiaoyang Zeng received the B.S. degree from Xiangtan University, Xiangtan, China, in 1992, and the Ph.D. degree from Changchun Institute of Optics, Fine Mechanics, and Physics, Chinese Academy of Sciences, Changchun, China, in 2001. From 2001 to 2003, he was a Postdoctoral Researcher with Fudan University, Shanghai, China. Then, he joined the State Key Lab of ASIC and System, Fudan University, as an Associate Professor, where he is currently a Full Professor and the Director. His research interests include information security chip design, system-on-chip platforms, and VLSI implementation of digital signal processing and communication system.