A high-efficiency rectifier for passive UHF RFID with wide incident power range

Yong Chen, Xi Tan, Na Yan, Yibo Fan, and Hao Min

Dept. of Micro-electronics, Fudan University, Room 367, Building of Microelectronics, No.825 Zhangheng Road, Shanghai 201203, China
a) hmin@fudan.edu.cn

Abstract: This paper presents a rectifier for passive UHF RFID tags with high power conversion efficiency (PCE) over a wide incident power range under the influence of mismatch between tag antenna and chip, which benefits read and write sensitivities simultaneously. Fabricated with 0.13 µm CMOS technology, the RF frontend adopting this rectifier achieves PCE higher than 25% with incident power from −19.2 dBm to −7.6 dBm.

Keywords: power conversion efficiency (PCE), radio frequency identification (RFID), rectifier, wide power range

Classification: Integrated circuits

References


1 Introduction

The power for baseband and memory of a RFID tag is largely determined by the rectifier PCE and matching efficiency ($q$) between tag antenna and chip for a certain operating distance. Normally writing needs more power than reading because of high voltage generation for non-volatile memory, and write sensitivity is about 4~10 dB larger than read sensitivity [1]. So high rectifier PCE and good impedance matching are required over a wide incident power range that includes read and write sensitivities. Among all the RF modules, the rectifier plays the crucial role in impedance matching.

In this paper, a novel rectifier topology is developed to work with small RF signal and to keep the input impedance relatively stable with different incident power. This leads to high read and write sensitivities at the same time.
2 Rectifier analysis and design

2.1 Differential-drive rectifier

The differential-drive rectifier shown in Fig. 1 is a typical typology for small RF signal amplitude \(A_{RF}\) [2]. This rectifier has a cross-coupled CMOS configuration, and the gates of rectifying transistors are actively biased by a differential-mode signal.

2.2 Wide incident power range

The impedance mismatching between tag antenna and chip is the main negative impact on power transfer efficiency over a wide incident power range. Based on the power transfer model, the matching efficiency \(q\) is described in Eq. (1),

\[
q = \frac{4 \cdot R_{\text{ant}} \cdot R_{\text{in}}}{(R_{\text{ant}} + R_{\text{in}})^2 + (X_{\text{ant}} + X_{\text{in}})^2}
\]

where \(R_{\text{ant}} (X_{\text{ant}})\) and \(R_{\text{in}} (X_{\text{in}})\) are the real (imaginary) part of antenna and chip impedance, respectively.

Obviously, matching efficiency is much more sensitive to the imaginary part, because it only appears in denominator and it is \(Q\) (quality factor) times larger than real part. \(X_{\text{in}}\) is determined by the equivalent parallel capacitor \(C_p\) for a certain working frequency. \(C_p\) in CMOS technology is mainly made up of \(C_{GS}, C_{GD}\), and \(C_{DB}\) of the rectifying transistors. Because these capacitors vary with different conduction angle \(\theta_{on}\) at fixed transistor dimensions, it is important to keep \(\theta_{on}\) stable over a wide incident power range for the joint optimization of read and write sensitivities. The conduction angle of the basic differential-drive rectifier is shown in Fig. 2. The large threshold voltage \(V_{th}\) of rectifying transistors leads to small \(\theta_{on}\) with low incident power and a big variation when incident power gets larger.

2.3 Proposed rectifier topology

In order to decrease the deviation of \(\theta_{on}\), a novel rectifier topology is proposed shown in Fig. 3. The rectifying transistors include MN1, MN4, MP1 and MP4. The mirror transistors (MN2, MN3, MP2 and MP4) generate DC bias voltage to adjust the turn-on voltage of the rectifying transistors. The differential RF signals are used.
to get large conduction angle and small reverse leakage current, just like the differential-drive rectifier [2]. DC bias signals and differential RF signals are superimposed by resistors (R).

The conduction angle of the proposed rectifier is shown in Fig. 4. With the assistance of DC bias, the proposed rectifier has an “adjustable” threshold voltage. Good impedance match over a wide incident power range is achieved by small deviation of $\theta_{on}$. This rectifier also works efficiently with small $A_{RF}$ (large $\theta_{on}$).

2.4 $C_p$ simulation

The equivalent parallel capacitors $C_p$ of the differential-drive rectifier cell [2] and the proposed rectifier cell are simulated as shown in Fig. 5 ($W_p = 18\, \text{um}$, $W_n = 6\, \text{um}$, $L = 200\, \text{nm}$). The $C_p$ deviation of the proposed rectifier is much smaller than that of the differential-drive rectifier for a certain $A_{RF}$ variation.
2.5 Auxiliary bias circuit

The bias currents \( IBN \) and \( IBP \) are generated by an auxiliary circuit, which consists of two rectifiers and an automatic current generator. One rectifier made up with native NMOS transistors generates the positive power source \( VDD_{BIAS} \). Another rectifier composed of low threshold voltage in deep N well (DNW) generates the negative power source \( VSS_{BIAS} \). Native NMOS and low threshold NMOS can work with small \( A_{RF} \) because of low threshold voltage. The circuit generates the reference current automatically [3] and provides all the bias currents via current mirrors.

3 Experimental results

3.1 Chip fabrication

A 6-stage rectifier with the proposed topology is fabricated along with a modulator and a demodulator. A voltage regulator and storage capacitor are also included. The fabricated RF frontend is shown in Fig. 6.
3.2 Equivalent model test

The equivalent model of the RF frontend as a function of incident power is shown in Fig. 7. Thus it can be seen the equivalent parallel capacitor \( C_p \) keeps relatively stable and leads to good impedance matching. The power loss from mismatching is within 10% from \(-22.5\) dBm to \(-10.2\) dBm (Fig. 7(c)), including the usual read and write sensitivities.

![Fig. 6. Micrograph of the fabricated RF frontend.](image)

3.3 PCE test

The output DC power as a function of incident power \( P_{in} \) is shown in Fig. 8(a). Assuming that a read operation needs a power consumption of 3\( \mu \)W, the read sensitivity of the RF frontend is as high as \(-19.3\) dBm at 915 MHz. Fig. 8(b) displays the PCE of the RF frontend as a function of incident power \( P_{in} \). PCE under the influence of mismatching is higher than 25% with incident power from
−19.2 dBm to −7.6 dBm. The PCE of the pure rectifier is higher than the PCE of the entire RF frontend, because the demodulator dissipates some RF power.

![Graphs showing output DC power and PCE as functions of incident power](image)

**Fig. 8.** (a) Output DC power as a function of incident power $P_{in}$, (b) PCE of RF frontend as a function of incident power $P_{in}$.

### 3.4 Comparison

The measurement results compared with [4] are shown in Table I, as [4] is the only reported design for wide incident power range with the influence of mismatching. The proposed RF frontend has small impedance mismatching over a wide power range and a higher PCE with low incident power.

<table>
<thead>
<tr>
<th></th>
<th>[4] LMWC, 2013</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>CMOS 0.13 um</td>
<td>CMOS 0.13 um</td>
</tr>
<tr>
<td>Frequency</td>
<td>868 MHz</td>
<td>915 MHz</td>
</tr>
<tr>
<td>Components</td>
<td>Rectifier</td>
<td>RF frontend</td>
</tr>
<tr>
<td>10% power loss from mismatch</td>
<td>/</td>
<td>−22.5 dBm−−10.2 dBm</td>
</tr>
<tr>
<td>PCE with low incident power</td>
<td>14%@−20 dBm</td>
<td>23%@−20 dBm</td>
</tr>
</tbody>
</table>

### 4 Conclusion

This paper proposes a novel rectifier topology for small RF signal amplitude and wide incident power range. A RF frontend adopting this rectifier is designed and fabricated. The PCE of the RF frontend remains higher than 25% over 11.6 dB ($−19.2−−7.6$ dBm), proving the effectiveness of the proposed typology to widen the operation incident power range.